

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Terletzki et al.

Art Unit: 2816

12/5/02

Serial No.: 09/659,872

Examiner: Minh Nguyen

Filed: Sept. 13, 2000

Docket: 00-P-7882 US

For: Level-Shifting Circuitry Having "High" Output Impedance During Disable Mode

anter 1/14/03

13/03

Amendment under 37 C.F.R. §1.116

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

This amendment is being filed concurrently with an Appeal Brief in order to facilitate issues on appeal. A marked up version of the claims is attached as Appendix I.

Please amend the above-referenced application as follows:

In the Claims:

Please amend claims 2, 7 and 23 as follows:

2. (Twice Amended) The level shifting circuitry recited in claim 1, wherein the level-shifting circuitry includes:

8

an input transistor having a control electrode, a first electrode coupled to the input logic signal, and a second electrode;

a first switching transistor;